Raspberry Pi Pico 2 W
The Raspberry Pi Pico 2 W upgrades to the RP2350 with switchable dual ARM Cortex-M33 or dual RISC-V Hazard3 cores at 150MHz, 4MB flash, 520KB SRAM, 12 PIO state machines, and ARM TrustZone security. It addresses every weakness of the original Pico W — more memory, better deep sleep, and hardware security — while maintaining the same $7 price point and form factor.
Best budget microcontroller overall, replacing both the Pico W and rivaling the ESP32-C3 on most metrics.
Where to Buy
Pros
- Switchable dual-architecture: ARM Cortex-M33 or RISC-V Hazard3 (selectable at boot)
- 520KB SRAM (2x the Pico W) and 4MB flash (2x the Pico W)
- ~25uA deep sleep — massive improvement from the Pico W's 1.3mA
- 12 PIO state machines (up from 8) for more simultaneous custom protocols
- ARM TrustZone, secure boot, and OTP fuses for production security
Cons
- Still Micro-USB instead of USB-C
- 25uA deep sleep is still 5x higher than the ESP32-C3's 5uA
- WiFi 802.11 b/g/n (2.4GHz only) — no WiFi 5/6
- New chip means some Pico W libraries may need updates
Dual Architecture: ARM or RISC-V, Your Choice
The RP2350 contains both ARM Cortex-M33 and RISC-V Hazard3 core implementations on the same silicon die. At boot, you choose which architecture runs your firmware by flashing the appropriate binary — there is no switch or jumper, just a different compiled firmware image. This is not emulation or translation — both are physical cores fabricated on the chip, and only one pair is active at a time. ARM Cortex-M33 offers the mature ARM ecosystem (CMSIS, Mbed, FreeRTOS ARM ports, and every existing Pico library). RISC-V Hazard3 offers the open instruction set architecture with growing Rust and GCC toolchain support.
For most users, ARM is the practical choice today due to broader library support. MicroPython, CircuitPython, and the Arduino-pico core all default to ARM mode with full peripheral access. The RISC-V cores run at the same 150MHz clock speed and access the same 520KB SRAM and peripherals — performance is equivalent for most workloads. The difference is in the instruction set, which affects compiler optimization and the availability of pre-compiled libraries.
For researchers, students, and developers investing in the RISC-V ecosystem, the Pico 2 W is the cheapest dual-core RISC-V board with WiFi available — significantly cheaper than the ESP32-C6 (which is single-core RISC-V) and far more accessible than development boards from SiFive or StarFive. You can develop and test on ARM with proven libraries, then switch to RISC-V to validate portability — an invaluable workflow for anyone writing software intended to run on both architectures.
Performance Jump and Security Features
The RP2350's Cortex-M33 cores at 150MHz deliver approximately 2x the computational throughput of the RP2040's Cortex-M0+ cores at 133MHz. The clock speed increase from 133MHz to 150MHz accounts for only 13% of this — the rest comes from the M33's more advanced pipeline, single-cycle multiply, hardware divide, and DSP extensions that the M0+ lacks entirely. Floating-point operations that required software emulation on the RP2040 now execute in hardware on the M33's FPU, making sensor data processing and control loop calculations dramatically faster.
The doubled SRAM (520KB vs 264KB) and flash (4MB vs 2MB) address the original Pico W's most common complaint. MicroPython programs that pushed the 264KB limit — web servers with HTML templates, MQTT clients with SSL/TLS, BLE services with multiple characteristics — now run comfortably with memory to spare. The 4MB flash holds substantially larger MicroPython programs and frozen modules, and leaves room for OTA update partitions that were impractical on the 2MB original.
ARM TrustZone on a $7 microcontroller is unprecedented. TrustZone creates hardware-enforced isolation between secure and non-secure code execution environments. WiFi credentials, API keys, and encryption secrets can be stored in the secure world where non-secure application code cannot access them — even if the application has a buffer overflow vulnerability. Secure boot via OTP (one-time programmable) fuses ensures only firmware signed with your key can run on the device, preventing firmware tampering in deployed IoT products.
RP2350: Dual-Architecture Innovation
The RP2350 is unlike any other microcontroller on the market. It physically contains two distinct CPU architectures on the same silicon die: dual ARM Cortex-M33 cores and dual RISC-V Hazard3 cores. At boot, the chip reads a configuration from flash to determine which pair of cores activates — ARM or RISC-V. This is not emulation, not a hypervisor, not a translation layer. Both architectures exist as fabricated transistors on the die, and the inactive pair is powered down completely. No other commercially available microcontroller offers this capability at any price point, let alone at $7.
The Cortex-M33 cores at 150MHz represent a substantial upgrade from the original Pico W's Cortex-M0+ at 133MHz. Beyond the 13% clock speed increase, the M33 architecture adds single-cycle hardware multiply (32x32 with 64-bit result), hardware divide, DSP extensions for signal processing, a single-precision floating-point unit, and ARM TrustZone for hardware security isolation. The M33's deeper pipeline and branch prediction deliver roughly 2x the instructions-per-clock of the M0+, making the real-world performance gain closer to 2.3x for compute-heavy workloads like sensor fusion, PID control loops, and cryptographic operations.
The 520KB SRAM (doubled from the Pico W's 264KB) and 4MB flash (doubled from 2MB) solve the original Pico W's most frustrating limitation. MicroPython web servers with SSL/TLS frequently exhausted 264KB — the TLS handshake alone consumes 40-60KB of heap. With 520KB, you can run an HTTPS server, MQTT client with TLS, and a sensor polling loop simultaneously without memory pressure. The 4MB flash accommodates larger MicroPython frozen modules, OTA update partitions (store current + new firmware), and filesystem space for data logging. OTP (one-time programmable) fuses enable secure boot — once programmed, only firmware signed with your private key can execute on the device, preventing unauthorized firmware modification in deployed IoT products.
Pico 2 W vs ESP32-C6: The New Rivalry
The Pico 2 W closes most gaps with Espressif's lineup while opening new advantages. Against the ESP32-C3: SRAM is now 520KB vs 400KB (Pico wins). Flash is 4MB vs 4MB (tie). Deep sleep is 25uA vs 5uA (ESP32-C3 still wins by 5x). Both have WiFi and BLE. The Pico 2 W adds 12 PIO state machines and TrustZone security that the ESP32-C3 lacks. Against the newer ESP32-C6, the comparison shifts: the C6 adds WiFi 6 (802.11ax), Thread/Zigbee via 802.15.4, and 5uA deep sleep, but has only 512KB SRAM (comparable) and no PIO equivalent.
The ESP32-C3 and C6 remain better choices for battery-powered sensors where every microamp matters. A coin-cell CR2032 battery (220mAh) lasts roughly 5 years at 5uA deep sleep with hourly wake-and-send cycles on an ESP32-C3. The same battery on a Pico 2 W at 25uA lasts about one year — usable but not competitive for deploy-and-forget sensor networks. However, the Pico 2 W's 25uA is a 52x improvement over the original Pico W's 1.3mA, making battery-powered projects feasible where they were previously impractical.
The Pico 2 W is the better choice for projects needing PIO custom protocols, hardware security, dual-architecture development, or the Raspberry Pi ecosystem's documentation quality. Bluetooth 5.2 support is solid for both advertising and connections, matching the ESP32-C3's BLE capability. At similar prices around $7, both platforms are excellent — the ecosystem preference (Raspberry Pi vs Espressif) and the specific project requirements (PIO vs ultra-low-power sleep) are the deciding factors.
Full Specifications
Processor
| Specification | Value |
|---|---|
| Architecture | ARM Cortex-M33 / RISC-V Hazard3 [1] |
| CPU Cores | 2 [1] |
| Clock Speed | 150 MHz [1] |
| cpu_switchable | Dual ARM Cortex-M33 or dual RISC-V Hazard3 (selectable) [1] |
Memory
| Specification | Value |
|---|---|
| Flash | 4 MB [1] |
| SRAM | 520 KB [1] |
Connectivity
| Specification | Value |
|---|---|
| WiFi | 802.11 b/g/n [1] |
| Bluetooth | 5.2 [1] |
I/O & Interfaces
| Specification | Value |
|---|---|
| GPIO Pins | 26 [2] |
| ADC Channels | 4 [2] |
| SPI | 2 [2] |
| I2C | 2 [2] |
| UART | 2 [2] |
| USB | Micro-USB (native USB 1.1) [2] |
| pio | 12 PIO state machines [2] |
| security | ARM TrustZone + OTP + secure boot [2] |
Power
| Specification | Value |
|---|---|
| Input Voltage | 1.8-5.5 V [1] |
| Deep Sleep Current | ~25 uA [1] |
Physical
| Specification | Value |
|---|---|
| Dimensions | 51 x 21 mm [2] |
| Form Factor | Pico (breadboard-friendly) [2] |
Who Should Buy This
ARM TrustZone + secure boot + OTP fuses at $7. No ESP32 board offers hardware-backed secure boot at this price point. 520KB SRAM and 4MB flash match the ESP32-C3's specs.
Switch to Hazard3 RISC-V cores at boot. Cheapest way to develop on RISC-V with WiFi. Same board runs ARM or RISC-V — compare architectures on identical hardware.
25uA deep sleep is 52x better than the Pico W's 1.3mA but still 5x worse than the ESP32-C3's 5uA. For maximum battery life measured in years, the ESP32-C3 remains the leader.
Better alternative: ESP32-C3-DevKitM-1
Same form factor, same price, same pinout, 2x memory, 1.5x PIO, 50x better deep sleep, and TrustZone security. There is no reason to buy the original Pico W over the Pico 2 W.
Ecosystem & Community
Inherits the full Pico W accessory and library ecosystem while adding RP2350 features. MicroPython and CircuitPython both support the dual-architecture cores. The RISC-V option attracts open-hardware developers. Adafruit's CircuitPython RP2350 guide is the go-to resource for the new chip.
Compatible Software
What to Build First
Same web server project as the Pico W but faster, with 2x memory for richer dashboards, and ARM TrustZone securing WiFi credentials in hardware-isolated storage.
View tutorial →Must-Have Accessories
Tutorials & Resources
- Raspberry Pi Pico 2 DocumentationOfficial RP2350 documentation covering dual-architecture boot, security features, and PIOtutorial
- Adafruit CircuitPython RP2350 GuideCircuitPython getting started guide specifically for RP2350 boardstutorial
- RISC-V on RP2350 Getting StartedGuide to switching the Pico 2 to RISC-V Hazard3 cores and building RISC-V firmwaretutorial
- Raspberry Pi Pico 2 ReviewBenchmarks comparing RP2350 to RP2040 and ESP32-C3 on performance and powerreview
Frequently Asked Questions
Pico 2 W vs Pico W: should I upgrade?
Yes. Same price, same form factor, 2x RAM (520KB vs 264KB), 2x flash (4MB vs 2MB), 50x better deep sleep (25uA vs 1.3mA), 50% more PIO, and TrustZone security. There is no reason to buy the original Pico W.
Can I switch between ARM and RISC-V without re-soldering?
Yes. The architecture is selected at boot time via a configuration in the firmware image. You flash ARM firmware for ARM mode, RISC-V firmware for RISC-V mode. No hardware changes needed.
Pico 2 W vs ESP32-C3: which is better?
ESP32-C3 for battery life (5uA vs 25uA deep sleep). Pico 2 W for PIO state machines, TrustZone security, more SRAM (520KB vs 400KB), and dual-architecture flexibility. Both are excellent at the $6-7 price point.
Does MicroPython work on the Pico 2 W?
Yes. MicroPython supports the RP2350 on both ARM and RISC-V cores. The official Raspberry Pi MicroPython documentation covers the Pico 2 W specifically.
What is TrustZone and why does it matter?
ARM TrustZone creates a hardware-isolated secure execution environment on the chip. Secure boot ensures only authorized firmware runs. OTP fuses store encryption keys permanently. This matters for production IoT devices that need to resist firmware tampering and key extraction.